CMOS continuous-time and switched-capacitor filters which operate at high frequencies with high Quality factor Q are difficult to realize. The finite gain and tlie fulite bandwidth of the integrator amplifiers are the main limitation. This paper describes two techniques to siniultaneously increase bandwidth. transconductance. and DC-gain of an amplifier without changing the excess bias or the power dissipation. Implementations of a continuous-time band-pass filter to demonstrate the liigli frequency capabilities of the proposed architectures are described.
INTRODUCTION
Accuracy and high speed are often tlie two most important properties of analog and nlixed-signal circuits. A wide variety of analog and mixed signal systems have perfomiance that is linlited by the settling behavior of a CMOS operational amplifier (OpAmp). These include switched-capacitor filters. algorithmic A/D converters. sigma-delta converters. sample and hold circuits. and pipeline A/D converters [l] . [2] . [3] . The settling behavior of the Op-Amp determines tlie accuracy and the speed that can be reached. Conventional teachings indicate fast settling requires single pole settling behavior and a high gain-bandwidth product (GBW) [l] . [2] . High accuracy also requires a high DC gain. The low values of intrinsic transistor gain achieved by short-channel MOS devices used in high speed amplifiers has made it harder to get a high DC-gain from most existing amplifier architectures. Most filters today are built with transconductance elements and capacitors [2] in integrator-based architectures. Building accurate filters at high frequencies presents several challenges [ 11. [2] . One major problem is tlie phase error of the integrators [2. 4.5] . The quality factors (Q) of the poles and zeros in the filter are highly sensitive to the phase of the integrator at tlie pole and zero frequencies. Filter performance is also sensitive to the DC-gain of tlie integrators. A second challenge is to build an integrator with a sufficiently liigli DC-gain. These design challenges have been addressed in many publications including [I], [2] . Dynamic biasing of transconductance amplifiers has been proposed [4] as a method for enhancing gain and improving settling. However. in the existing dynamically biased amplifiers. during the last part of settling period the DC gain will be very high but the current will be very low thus settling is slowed. Dynamically biased amplifiers have limited acceptance because of these disadvantages [l] . [2] . Moreover. a single-stage dynamically biased amplifier may not provide sufficient gain and cascading them is challenging [4] . Their speed is further limited by the fact that the clock period must be long enough to ensure the transfer of charge is adequately completed in one cycle. Another amplifier design approach proposed for filter applications uses positive-feedback techniques to enhance the amplifier DC-gain without limiting its high frequency performance. This approach was considered by Laber and Gray. Nuata. and others [l] . [2] .
However. most of the existing positive feedback implementations have suffered from two problems. First is a strong dependence of amplifier gain 011 transistor matching [l] . [3] . Second. the amplifier transfer function will have a denominator of the form of Cgx, -gy where the gx, terms are output conductances of transistors and where gy is the transconductance of a .transistor that has it's gate directly connected to the output node of the amplifier. Since wide swing operation is generally required. this connection will make gy a strong function of the output signal level. Therefore. the DC gain of the amplifier will drop sharply as the output node swings up or down. This problem is not mentioned in the literature. The positive kedback gain enhancement method still holds potential for building fast amplifiers with high DC gain which is also suitable for low voltage applications if these limitations can be overcome. In addition to enhancing the amplifier DC gain. we will discuss methods for enhancing amplifier transconductance. In this paper we will discuss two methods that can be used to build amplifiers that have a high DC-gain with enhanced transconductance. without changing the power dissipation and without changing the excess bias at the input nodes. Amplifiers discussed will be applicable to both continuos-time systems and to switchedcapacitor systems as well.
TRANSCONDUCTANCE, Gm, .4ND DC-GAIN ENHANCEMENT TECHNIQUES
Amplifier transconductance. Gm. is in general a function of the transconductance of transistors at the input sta:;e. It is well known that the transconductatice can be increased either by increasing the biasing current of the input transistors or by increasing the size of the input transistors [5] . It can be shown that both approaches will result in increasing the power dissipation and the parasitic capacitance at the input nodes and limiting the input/output swings of the amplifier. Using tlie previous methods to increase the transconductance may also result in decreasing the amplifier output impedance this will adversely affect the amplifier perfonnance. In this work we will discuss two methods that can be used to enhance amplifierk transconductance. The first technique. which is applicable to amplifiers without cascoding. depends on connecling the active load transistors to the input signal rather than to a fixed biasing voltage. This connection will require a DC sluft for the input voltage to be proper to drive the active load transistor. The DCshift is easy to implement in the fully differential cs3ses. Finally to elinlinate the requirement of a coninion fee dbach circuit (CMFB). we use a resistive connection to the supply. This resistive connection will also be used to provide positive feedback. which will result in negative conductance gain enhancement. These techniques allows us to substantially increase tlie amplifier transconductance. Gin. without increasiig the power dissipation. or reducing the excess bias on the hlput transistors which may limit our input/output swing as we will show in the filter application. As an example of the frrst technique, consider the amplifier shown in Fig.l .a, which has a transconductance, Gm, equal to gml. The amplifier shown in Fig.l .b, though not practical because of biasing challenges (good CMFB circuit required) and common-mode range limitations, is useful for demonstrating the transconductance enhancement concept. This circuit has a transconductance, Gm. of gml+gm2, which can be much larger than gml. Since amplifier gain bandwidth product, and DC gain are proportional The amplifier of Fig. 1 .b has a larger DC-gain and a larger unity gain frequency than the circuit of Figla but both amplifiers have the same power dissipation. Note that transistor M 2 serving as a biasing transistor in the circuit of Fig. 1 a, Equation (3) shows that the proposed amplifier exhibits a positive feedback property. In our design we concentrated on getting our high gain by making the temi. g05+g06. very close to the term. gol+g02. Looking at Figure. 4.a we see that by controlling the current source we are controlling both go5. and g06. This option allows us to control the amplifier gain. not become totally depending on the transistor matching issue. Biasing amplifiers shown in Figure 4 .a. and Fig.4 .b requires a replica biasing scheme if we want to make sure that a very high DC-gain is to maintained always. Finally the main drawback of amplifiers in Figure 4 are the increased input capacitance of the amplifier. and the requirement of a replica biasing circuit. The output parasitic capacitance of the proposed amplifier in Figure  4 .a is lower than that of the regular folded by a factor of one third approximately. due to smaller biasing currents flowing through transistors M3. and M4. In the next section we describe simulation results of the proposed amplifiers. also we show an application of the amplifiers shown in Figure 2 .d. and Figure 4 .a in a continuos time bandpass filter.
3.SIMULATION RESULTS
The amplifier shown in Figure 2 .d has been simulated using TSMC 0.2511 process. The amplifier has a total current of 3401~4. For a load capacitor of 0.5pF. and power supply of 2.5 Voltts. tlie amplifier can achive a DC gain of 66dB. unity gain frequency of 832MHz with a phase margin of 87 degrees. The AC analysis result is shown in Figure 6 . The modified folded amplifier of the second technique with the positive feed-back is simulated using CMOS TSMC 0 . 2 5~ process. The amplifier has a total current of 1.2nlA. capacitve load of 500fF. and power supply of 2.5V. ;, ,-: (VF("he1148") -VF(",/netl99<,.
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Fig6 AC Char's of the amplifier shown in Figure 2 .d.
The only difference between the two biquads is the values of the damping transconductor. the filter has a transfer fimction. center frequency. and bandwidth given by the following relationships. Figure 9 .a. Simulation results show that. the filter has a center frequency of 1.047GHz. and a bandwidth of 380MHz. Transient simulation shows that the filter can achieve a 360mV pk-pk output swing. Discrete Fourier analysis shows that at the maximum swing the total harmonic distortion is -3OdB. The same filter architecture is implemented using the OTA shown in Figure 4 .a, with a total current of 4 . U . Capacitors have sizes, Cl=1.2pF, Cl=0.6pF. Simulation results are shown in Figure lO .a,b. Simulation results show that, the filter has a center frequency of 1.216GHz, and a bandwidth of 250MHz. Transient simulation, shows that the filter can achieve a 3oOmV pk-pk output swing. Discrete Fourier analysis shows that at the m a x i " swing the total harmonic distortion is -32.6dB. 
